

BE Semester-VI EC Question Bank

VLSI Technology & Design

Each question carry 10 marks

Q.1. Derive current - voltage equation for NMOS.

Q.2 Explain n-well CMOS Process with necessary sketches.

Q.3 Explain following terms in short.

- 1) Body effect.
- 2) Moore's law
- 3) Threshold voltage.
- 4) Noise Margin
- 5) Channel length modulation

Q.4 Explain MOS system under external bias with necessary diagram.

Q.5 What is scaling? Why it is required? Explain full scaling.

Q.6 Explain MOS capacitance.

Q.7 For an n-channel MOS transistor $\mu_n = 700 \text{ cm}^2 / \text{v.s}$, $C_{ox} = 8 \cdot 10^{-8} \text{ F/cm}^2$ $W = 20 \mu\text{m}$, $L = 2 \mu\text{m}$, $V_{TO} = 0.78 \text{V}$. To calculate drain current at

- (a) $V_{GS} = 2 \text{v}$ and $V_{DS} = 1 \text{V}$
- (b) $V_{GS} = 3 \text{V}$ and $V_{DS} = 4 \text{V}$

Q.8. Draw CMOS and depletion NMOS load implementation for following Boolean equation

$$1) Z = \overline{ADE + BC}$$

$$2) Z = \overline{A + DE + BC}$$

Q.9. Draw CMOS implementation for following Boolean equation

$$Z = \overline{A(D + E) + BC}$$

Assume that $(W/L)_n = 10$ for all nMOS and $(W/L)_p = 15$ for all pMOS. Find $(W/L)_{equ}$ for nMOS and pMOS.

Q.10. A CMOS inverter has $\mu_n c_{ox} = 120 \mu\text{A/V}^2$ $\mu_p c_{ox} = 60 \mu\text{A/V}^2$, $V_{TO,n} = 0.8 \text{V}$, $V_{TO,p} = -1.0 \text{V}$, $T_{PHL} = 0.2 \text{ns}$, $T_{PLH} = 0.15 \text{ns}$, $V_{DD} = 3 \text{v}$ $C_{load} = 300 \text{ff}$ Determine $(W/L)_n$ and $(W/L)_p$

Q.11 Explain voltage scaling. Explain effect of voltage scaling on drain current, power

dissipation and power density.

Q.12. Draw and explain working of CMOS inverter. Also Explain VTC of CMOS inverter.

Q.13 A CMOS inverter has $V_{TO,n} = 0.8 \text{ V}$, $V_{TO,p} = -0.8 \text{ V}$, and $k_n = k_p$. Obtain V_{IL} , V_{IH} , V_{OH} , V_{OL} , NM_H and NM_L for $V_{DD} = 5 \text{ V}$.

Q. 14 Explain fabrication steps for nMOS with necessary figures.

Q.15. Draw and explain VTC of resistive load inverter.

Q.16 For an n- channel MOS transistor with $\mu_n = 70 \text{ cm}^2/\text{VS}$, $c_{ox} = 8 \cdot 10^{-8} \text{ F/cm}^2$,

$V_{TO,n} = 0.78 \text{ V}$, $(W/L)_n = 10$ to calculate drain current for $V_{GS} = 2 \text{ V}$ and $V_{DS} = 4 \text{ V}$.

Q.17 Write basic steps for NMOS fabrication steps. Explain LOCOS.

Q.18 Explain Substrate bias effect, Punch through and hot electron effect.

Q.19 Draw and explain VTC of CMOS inverter. And explain Why $(W/L)_p = 2.5 (W/L)_n$.

Q.20 Design resistive Load inverter with resistor of value $R_L = 50 \text{ K}\Omega$, $V_{DD} = 12 \text{ V}$, $V_{TO,n} = 4 \text{ V}$, $K_n' = 25 \mu\text{A/V}^2$, $|2\Phi_F| = 0.6 \text{ V}$, $V_{OL} = 0.5 \text{ V}$.

Q.21 Explain different Limitations imposed by Small-Device Geometries for NMOS.

Q.22 Consider resistive load inverter circuit with $V_{DD} = 5 \text{ V}$, $K_n' = 20 \mu\text{A/V}^2$, $V_{TO,n} = 0.8 \text{ V}$, $R_L = 200 \text{ K}\Omega$ and $W/L = 2$ calculate noise margin of the circuit.

Q.23 Derive equation of T_{PLH} and T_{PHL} for CMOS inverter.

Q.24 Draw and explain SR and JK latch using CMOS implementation.

Q.25 Draw and explain NAND and NOR gate using CMOS implementation and depletion NMOS load implementation.

Q. 26 Draw and CMOS transmission gate.

Q. 27 Explain basic principal of pass transistor circuits. And also explain Voltage bootstrapping.

Q. 28 Draw and explain on chip clock generation and distribution.

Q.29 Explain Latch-up and also write its prevention.

Q. 30 Draw and explain CMOS D latch.

Q. 31 Explain Ad hoc testable design techniques.

Q.32 Draw and explain architecture of CPLD.

Q.33 Draw and explain architecture of FPGA.

Q.34 Explain PLD. Give difference between CPLD and FPGA.

Q.35 Explain controllability and observability. Also explain scan-based techniques.

Q.36 Explain built in self techniques.

Q. 37 Derive V_{IL} , V_{IH} , V_{OH} , V_{OL} for resistive load inverter.

Q. 38 Derive V_{IL} , V_{IH} , V_{OH} , V_{OL} for CMOS inverter.

Q. 39 Explain CMOS dynamic circuits techniques.

Q. 40 Explain different high performance dynamic CMOS circuits.